logical fab 改DRAM fab 变化(equipment, design and process)不少

Capacitor formation tools (biggest gap)

Logic fabs do not have:

  • High-aspect-ratio deep trench etch (or stack capacitor etch)

  • ALD high-k dielectric (ZrO? / HfO? / Al?O? stacks)

  • Metal fill for capacitors (TiN / Ru)

  • Precise dielectric thickness control at scale

Item Estimate
Tool replacement/addition $3–7B
Process development 3–5 years
Yield ramp 1–2 years
Total time ~5–7 years
Risk Extremely high

 

ChatGPT estimate

请您先登陆,再发跟帖!